



Schematic design notice of "11_BB_POWER_IO" page.

Note 11-1: C4101 closed DVDD18_MSDC0 150mil

Note 11-2: C4302 closed DVDD28_MSDC1 150mil

Note 11-3: C4301 closed DVDD18_MSDC1 150mil




U101-A
U/MT6762

MT6762-SBS

PMU_IF

Test Pin



MT6762-SBS

SIM

RFIC_Ctrl

RF MPI




BPI

U101-B
U/MT6762

ABB_IF

AUX IN

REF POWER



Note: 12-5


Note: 12-2

Note: 12-1



Note: 12-4

Thermistor to sense RF PA temperature

1. NTC302 must close to LTE Band 7 PA or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.



Note: 12-3



Thermistor to sense AP temperature

1. NTC301 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.

Schematic design notice of "12_BB_1" page.

Note 12-1: The de-coupling cap. for REFP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-3: "PWRAP_SPIO_CSN" and "AUD_DAT_MOSI0" are bootstrap pin to select which interface will be the JTAG pin out.


PWRAP_SPIO_CSN	AUD_DAT_MOSI0	JTAG Function	
default=PU	default=PD	AP_JTAG	MD_JTAG
HI	LO	N/A	N/A
HI	HI (by.ext.PU)	SPIO+EINT8	SPI1+SPI3
LO (by.ext.PD)	LO	SPIO+EINT8	N/A
LO (by.ext.PD)	HI (by.ext.PU)	MSDC1	N/A

Note 12-4: PWRAP_SPIO_MI / PWRAP_SPIO_MO is DDR type feature in bootstrap


PWRAP_SPIO_MI	PWRAP_SPIO_MO	Booting interface	
default=PU	default=PD	DDR	MSDC0 pin mux
LO (by.ext.PD)	LO	LPDDR3	follow LPDDR3 Ref SCH.
LO (by.ext.PD)	HI (by.ext.PU)	N/A	N/A
HI	LO	LPDDR4X	follow LP4X/LP4 Ref SCH.
HI	HI (by.ext.PU)	LPDDR4	follow LP4X/LP4 Ref SCH.

Note 12-5: Please set unused IQ pins in NC

Title: 12_BB_1
Size: A0
MTK Confidential



Note: 13-1








Schematic design notice of "13_BB_2" page.

Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCP/OVP) suggest to use Peripheral_EN[0:5]

Note 13-2: MIPI CSI unused pin can be floating, but need correct SW setting
If use other GPIOs as enable pin, suggest to reserve 0201 NC to GND

U101-G
U/MT6762





Note: 20-2



Note: 20-1

Schematic design notice of "20_POWER_MT6357_Buck"


Note 20-1: C2040, please choose 0402 size

Note 20-2: PMIC Part number notice for MT6765/62/61 platform

MTK Platform	PMIC
MT6765 / 62	MT6357 CRV
MT6761	MT6357 MRV



1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
 2. NC cap can move to application, if (PCB L<20nH, PCB R<0.2 ohm)
 => value and placement of Cap. please refer design notice
 Set cap. close to PMIC



Note: 21-2

Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed.
 Please refer to MT6357 design notice.

Note 21-2: Output cap range please follow MT6357CRV LDO design notice







Note 21-3: Ext Buck BOM option

	Ext. buck option	
	w/ EXT VS2 Buck	w/o EXT VS2 Buck
C701	10uF(0402)	22uF(0603)
R701	0-ohm, 0603	NC
R702	NC	0-ohm, 0603

Note 21-4: Please set SH2101 close to C2141, making star connection between VIO18_PMU and AVDD18_SOC near to LDO cap. C2141
 Please also refer to MT6357 design notice for further detail design information

Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMU if voltage applied to VCAMD(E17) > 1.3 V

MT6357



Schematic design notice of "22_POWER_MT6357-IF"

Note 22-1: Please implement 2520 & 2016 Size TMS PCB co-layout.

Note 22-2: Please refer to MT6762_MT6357 Co-Clock Design Notice for co-layout guide

Note 22-3: 1. Please Connect P1 and R1 ball first and then to GND
2. Please Connect R2 and M2 ball first and then to GND
3. Please connect DCXO GND to main GND by independent L1-2 GND via.;


Note 22-4: DO NOT connect it through L1 GND
Please follow MT6762_MT6357 Co-Clock Design Notice for Layout guide of VAUX18, then R8101 can use 0 ohm to replace BEAD.

Note 22-5: Please connect to battery connector


U601-D
U/MT6357CRV/A

MT6357


AUDIO IF





AUDIO INPUT



ACCDET




AUDIO OUTPUT



Set cap. close to PMIC


- AU_HPL and AU_HPR should be routed as single end signal,
and be guarded by GND, up and down, left and right respectively
- The suggested layout pattern of AU_HPL/ AU_HPR/ AU_REFN
is " GND AU_HPL AU_REFN AU_HPR GND"

UL POWER





Set cap. and shortpad close to PMIC


CHARGE PUMP



Set cap. close to PMIC

1. AVSS18_AUD is connected to GND in very short trace
2. AVSS18_AUD is connected to de-couple cap of AVDD18_AUD and AU_V18N with 6mil trace respectively





Schematic design notice of "27_POWER_SubPMIC-HV powers" page:

Note 27-1: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0402 cap for BOM fine tuning.


Note 27-2: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0201 cap. for BOM fine tuning.

Note 27-3: C2705 could be replaced with C / 1 / uF / 50V + C / 1 / uF / 50V

LDO for VA12

Note: 28-1

Suggest trace width > 12 mil




Ext. Bulk for VS2

Note: 28-2

Suggest trace width > 25 mil

Suggest trace width > 40 mil




LDO for VCN33

Note: 28-3


Suggest trace width > 25 mil

Suggest trace width > 25 mil



Schematic design notice of "28_POWER_ThirdParty-Power"


- Note 28-1: VA12 Layout placement please close to AP
- Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357
- Note 28-3: VCN33 LDO Layout placement please close to MT6631
- Note 28-4: 1.MT6691OOP/A Buck Layout Placement please close to LP4X/LP4
2.MT6691ZXP/A Buck Layout Placement please close to LP4X
3.If DRAM Application is LPDDR4 , MT6691ZXP/A NC
- Note 28-5: U2810 LDO Layout Placement Please close to LPDDR4X/LPDDR4 VDD1 power ball
- Note 28-6: For EMI_VDD2_FB and EMI_VDDQ_FB, please follow MMD rule




Only PRX1-8 can be assigned to GSM HB




MT6177

Attenuator for Detector

























4.7uF close to RFIC






HMLB_Primary-ANT







Note: 44-2




Note: 44-4




Note: 44-1




Note: 44-3



Note: 44-3



Note: 44-5



Schematic design notice of "44_Memory_eMMC_LPDDR3"

- Note 44-1: Please refer to power supply related page select VDRAM1 output voltage properly for LPDDR3
- Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to GND

- Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDD1 power domains of eMMC.
- Note 44-4: VDD2 VDDQ VDDCA decoupling cap: closed to DRAM ball.

- Note 44-5: For other cap for PMIC [>10uF, at PMIC page]: please also refer to MIB and layout guide for placement.

[5] EMD_CA0	Y2	CA0
[5] EMD_CA1	Y3	CA1
[5] EMD_CA2	W3	CA2
[5] EMD_CA3	W3	CA3
[5] EMD_CA4	L3	CA4
[5] EMD_CA5	L3	CA5
[5] EMD_CA6	K3	CA6
[5] EMD_CA7	J3	CA7
[5] EMD_CA8	J2	CA8
[5] EMD_CA9	H2	CA9

[5] EMD_DQ0	W12	DQ0
[5] EMD_DQ1	V11	DQ1
[5] EMD_DQ2	V13	DQ2
[5] EMD_DQ3	U11	DQ3
[5] EMD_DQ4	U13	DQ4
[5] EMD_DQ5	T11	DQ5
[5] EMD_DQ6	T13	DQ6
[5] EMD_DQ7	R12	DQ7
[5] EMD_DQ8	N12	DQ8
[5] EMD_DQ9	M13	DQ9
[5] EMD_DQ10	M11	DQ10
[5] EMD_DQ11	L13	DQ11
[5] EMD_DQ12	L11	DQ12
[5] EMD_DQ13	K11	DQ13
[5] EMD_DQ14	K13	DQ14
[5] EMD_DQ15	J12	DQ15
[5] EMD_DQ16	AB12	DQ16
[5] EMD_DQ17	AB11	DQ17
[5] EMD_DQ18	AB10	DQ18
[5] EMD_DQ19	AA13	DQ19
[5] EMD_DQ20	AA12	DQ20
[5] EMD_DQ21	AA10	DQ21
[5] EMD_DQ22	Y13	DQ22
[5] EMD_DQ23	Y11	DQ23
[5] EMD_DQ24	H11	DQ24
[5] EMD_DQ25	H13	DQ25
[5] EMD_DQ26	G10	DQ26
[5] EMD_DQ27	G12	DQ27
[5] EMD_DQ28	G13	DQ28
[5] EMD_DQ29	F10	DQ29
[5] EMD_DQ30	F11	DQ30
[5] EMD_DQ31	F12	DQ31

ZQ0	G2	ZQ0
ZQ1	G3	ZQ1

F13	VSSQ	F13
G11	VSSQ	G11
H10	VSSQ	H10
J8	VSSQ	J8
J13	VSSQ	J13
K9	VSSQ	K9
K9	VSSQ	K9
L10	VSSQ	L10
L12	VSSQ	L12
M8	VSSQ	M8
N13	VSSQ	N13
P9	VSSQ	P9
R13	VSSQ	R13
T8	VSSQ	T8
U10	VSSQ	U10
U12	VSSQ	U12
V8	VSSQ	V8
V9	VSSQ	V9
W8	VSSQ	W8
W13	VSSQ	W13
Y10	VSSQ	Y10
AA11	VSSQ	AA11

F2	VSS	F2
G4	VSS	G4
G8	VSS	G8
H3	VSS	H3
H5	VSS	H5
L4	VSS	L4
M3	VSS	M3
M4	VSS	M4
N4	VSS	N4
N8	VSS	N8
P4	VSS	P4
P12	VSS	P12
R3	VSS	R3
R4	VSS	R4
R8	VSS	R8
T4	VSS	T4
T4	VSS	T4
Y5	VSS	Y5
AA2	VSS	AA2
AA4	VSS	AA4
AA8	VSS	AA8

H4	VSSCA	H4
J4	VSSCA	J4
K4	VSSCA	K4
P2	VSSCA	P2
U4	VSSCA	U4
V4	VSSCA	V4
W4	VSSCA	W4

A3	VSSM	A3
A8	VSSM	A8
A12	VSSM	A12
B2	VSSM	B2
B7	VSSM	B7
B11	VSSM	B11
C3	VSSM	C3
C5	VSSM	C5
C8	VSSM	C8
C10	VSSM	C10
C12	VSSM	C12
C13	VSSM	C13
D7	VSSM	D7

A2	VSF	A2
A13	VSF	A13
B1	VSF	B1
B14	VSF	B14
D2	VSF	D2
D3	VSF	D3
D4	VSF	D4
D5	VSF	D5
D6	VSF	D6

Power

eMMC

LP-DDR3

VDD1	F3
VDD1	F4
VDD1	F5
VDD1	F6
VDD1	AA3
VDD1	AA5
VDD1	AB3
VDD1	AB4
VDD1	AB9

VDD2	F5
VDD2	F8
VDD2	J5
VDD2	K5
VDD2	L2
VDD2	L5
VDD2	M5
VDD2	N5
VDD2	P5
VDD2	P8
VDD2	P11
VDD2	R5
VDD2	T5
VDD2	U5
VDD2	V5
VDD2	V5
VDD2	AB5
VDD2	AB8

VDDQ	G9
VDDQ	H8
VDDQ	H8
VDDQ	J12
VDDQ	J11
VDDQ	K10
VDDQ	K12
VDDQ	L8
VDDQ	L9
VDDQ	M10
VDDQ	M12
VDDQ	N11
VDDQ	R11
VDDQ	T10
VDDQ	T12
VDDQ	U8
VDDQ	U8
VDDQ	V10
VDDQ	V12
VDDQ	W11
VDDQ	Y8
VDDQ	Y12
VDDQ	AA9

VDDCA	K2
VDDCA	N2
VDDCA	L2
VDDCA	V2

VCC	B3
VCC	B12
VCC	B13
VCC	C4
VCC	D8
VCCQ	A4
VCCQ	B6
VCCQ	B9
VCCQ	C7
VCCQ	C11
VCCI	A11

DSL	A7
CLKM	B8
RST	C2
CMD	A6
DAT7	R4
DAT6	A5
DAT5	A10
DAT4	C9
DAT3	B5
DAT2	C6
DAT1	B10
DAT0	A9

CS0#	J13
CS1#	T3
CKE0	T2
CKE1	R2
CLK	P3
CLK#	N3






DQS0	T9
DQS0#	R9
DQS1	M9
DQS1#	N9
DQS2	Y9
DQS2#	W9
DQS3	H9
DQS3#	J9

DM0	J10
DM1	N10
DM2	W10
DM3	J10

VREFCA	M2
VREFDQ	P13


DNU	AB14
DNU	AB13
DNU	AB2
DNU	AB1
DNU	AA14
DNU	AA1
DNU	A14
DNU	A1

ODT	P10
-----	-----




Schematic design notice of "46_MEMORY_SD Card" page.

Note 46-1: For better ESD performance, please select suitable components for system protection.



Close to Antenna




MT6631N

matching value depends on LNA selected

Schematic design notice of "51_CONNECTIVITY_CONSYS_MT6631"


- Note 51-1: For R5015 size, please select 0402 size or larger one
- Note 51-2: Please refer to MT6762 Baseband design notice for VCN33 LDO selection guide
- Note 51-3: If WiFi 5G not support, connect pin 34(WF_RF_5G) to GND
- Note 51-4: Pin 36 (AVDD28_FM) must be connected to VCN28 even if FM not support
- Note 51-5: Please refer "Design Guide MT6765_62_61_MT6631 removing VCN33 LDO" before using VCN33_PMU for WiFi

PMIC R1908/R1909 NC, R1907/R1910 0ohm
TCXO R1908/R1909 0ohm, R1907/R1910 NC





MTK Confidential



RECEIVER




HANDSET MIC



HEADSET




DRAWN BY <Drawn By>	PROJECT <TITLE>	TITLE 20_PERI_AUDIO
CHECKED BY	SIZE A0	VER <REV>
SHEET 20 of 27		2021/10/25




Schematic design notice of "67_PERI_LCD_CTP" page.

Note 67-1: It is recommended to reserve common-mode choke to prevent RF de-sense, the max. cap loading of common-mode choke must be less than 3pF.


MAIN CAMERA




FRONT CAMERA



SUB_CAMERA(500M)



SUB_CAMERA(200M)








Schematic design notice of "69_PERI_CAMERA" page.

Note 69-1:



It is recommended to reserve common-mode choke to prevent RF de-sense, the max. cap loading of common-mode choke must be less than 3pF.

Note 69-2:

It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.






SIDE KEY












Schematic design notice of "71_PERI_USB 2.0" page.

Note 71-1:
For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.



R2510 is reserved for RF network matching tuning


REVISION RECORD			
LTB	ECONO	APPROVED	DATE



DRAWN		DATE		CODE		SCALE		SHEET	
<Drawn By>	<Drawn Date>	<Checked By>	<Checked Date>	<QC By>	<QC Date>	<Released By>	<Release Date>	<Scale>	<Sheet>
COMPANY		TITLE		DRAWING NO		REV		SCALE	
<Company Name>		<Title>		<Drawing Number>		<Revision>		<Scale>	

Project : MT6762 LPDDR4X LPDDR4

REF_SCH TOP LEVEL



DRAWN:	<Drawn By>	DATED:	<Drawn Date>
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>

COMPANY:	<Company Name>		
TITLE:	<Title>		
CODE:	<Code>	SIZE:	A0
DRAWING NO.:	<Drawing Number>	REV.:	<Revision>
SCALE:	<Scale>	SHEET:	27 / 27

Title	01_Block Diagram		
Size	A0		
MTK Confidential			
Date:	Monday, November 18, 2019	Sheet	27 of 27